Here is a note on the
test setup
in Postscript format.
See also description of PATT03 "FIFO" Board.
Photo of PATT03 "FIFO" Board. | |
Photo of LBNL test setup running an SVX3D chip test board. |
This page maintained by Maurice Garcia-Sciveres.
Return to the SVX at LBL
mainpage.