Hybrid 5p150 Traveler

January 4, 2000

1 Connectivity

Repairs on shorts:

Fixes for opens: Bus3 open on chip 3, Bus1B open on chip5, fixed with w/b jumps.

2 Chips

The following chips were assembled on this hybrid (in the order that the chips get read out):
Hybrid 5P150 has die: 100-048 044-001 044-002 044-006 044-007

3 Data Analysis Summary

The following summarizes the findings of the Burn-in data analysis program. The first chip in the readout name is numbered 0.

```
% Hybrid 5p150 classification info. Created 11:55:19 01/04/00

Hybrid 5p150 quality: fair
Chip classification: good good good good fair
Bad channels: none
Bad cells: none
Random bad capacitors (chip-cell-channel): 4-18-101
Channels at pedestal needed for DCMS: 34.7 32.6 38.7 32.7 34.6
```

4 Comments

No comments.

5 Pedestal

The following plot shows the pedestals vs. channel number with and without charge injection:



The following plot shows the average pedestal vs. pipeline cell ID with and without charge injection. The x-axis is cell ID offset by 46 for each chip. Thus cell ID 5 for chip 1 is at x=5, chip 2 at x=51, chip 3 at x=97, etc.



6 Noise

The following plots show the single-cell and multi-cell RMS noise:

RMS Noise





The following are histograms of the pedestal of each pipeline capacitor relative to the chip average (top); and the RMS noise of each capacitor (bottom):

Distribution of Pedestals and Noise





7 Currents

The following plots show the supply currents per chip as a function of measurment number. Currents are measured approximately every 10 minutes:

Supply Currents During Burn-in