Hybrid 5p52 Traveler

March 7, 2000

1 Connectivity

Repairs on shorts:
Fixes for opens:

2 Chips

The following chips were assembled on this hybrid (in the order that the chips get read out):
Hybrid 5P52 has die: 162-077 162-081 162-083 162-085 162-086

3 Data Analysis Summary

The following summarizes the findings of the Burn-in data analysis program. The first chip in the readout name is numbered 0.

```
% Hybrid 5p52 classification info. Created 16:29:10 03/03/00

Hybrid 5p52 quality: fair
Chip classification: fair fair good good good
Bad channels (chip-channel): 1-114
Bad cells: none
Random bad capacitors (chip-cell-channel): 0-27-95 1-20-114 1-6-127
Channels at pedestal needed for DCMS: 33.5 32.6 33.6 33.6 37.7
```

4 Comments

Encapsulated. FE DV finger gold bonds. HV tested.

5 Pedestal

The following plot shows the pedestals vs. channel number with and without charge injection:

Pedestal for each Channel



The following plot shows the average pedestal vs. pipeline cell ID with and without charge injection. The x-axis is cell ID offset by 46 for each chip. Thus cell ID 5 for chip 1 is at x=5, chip 2 at x=51, chip 3 at x=97, etc.

Pedestal vs. Pipeline Cell ID



6 Noise

The following plots show the single-cell and multi-cell RMS noise:

RMS Noise





The following are histograms of the pedestal of each pipeline capacitor relative to the chip average (top); and the RMS noise of each capacitor (bottom):

Distribution of Pedestals and Noise





7 Currents

The following plots show the supply currents per chip as a function of measurment number. Currents are measured approximately every 10 minutes:

Supply Currents During Burn-in