Hybrid 7z102 Traveler

February 3, 2000

1 Connectivity

Repairs on shorts:

Fixes for opens: Bus 7B open on chip 2 fixed with w/b from chip 1.

2 Chips

The following chips were assembled on this hybrid (in the order that the chips get read out):
Hybrid 7Z102 has die: 226-069 226-071 226-072 226-073 226-074 226-077 226-078

3 Data Analysis Summary

The following summarizes the findings of the Burn-in data analysis program. The first chip in the readout name is numbered 0.

```
% Hybrid 7z102 classification info. Created 10:35:05 02/02/00

Hybrid 7z102 quality: fair
Chip classification: fair fair good fair good good fair
Bad channels (chip-channel): 0-44 3-35
Bad cells: none
Random bad capacitors (chip-cell-channel): 0-5-43 1-37-36 6-38-36
Channels at pedestal needed for DCMS: 33.7 35.6 31.6 32.6 34.7 34.6 37.7
```

4 Comments

Encapsulated. FE DV finger gold bonds. HV tested.

5 Pedestal

The following plot shows the pedestals vs. channel number with and without charge injection:

Pedestal for each Channel



The following plot shows the average pedestal vs. pipeline cell ID with and without charge injection. The x-axis is cell ID offset by 46 for each chip. Thus cell ID 5 for chip 1 is at x=5, chip 2 at x=51, chip 3 at x=97, etc.

Pedestal vs. Pipeline Cell ID



6 Noise

The following plots show the single-cell and multi-cell RMS noise:

RMS Noise





The following are histograms of the pedestal of each pipeline capacitor relative to the chip average (top); and the RMS noise of each capacitor (bottom):

Distribution of Pedestals and Noise





7 Currents

The following plots show the supply currents per chip as a function of measurment number. Currents are measured approximately every 10 minutes:

Supply Currents During Burn-in